Communication interface for SAMS

M. Koffman and F. Hartley

Jet Propulsion Laboratory California Institute of Technology 4800 Oak Grove Dr. Pasadena, California 91109

Abstract

Introduction

This paper describes the architecture and As part of a NASA microgravity current implementation of a STD Bus accelerometer program we have developed /LonTalk communication interface. The a Digital Communication Interface (DCI) interface is a part of the Shuttle Space STD module that is functionally Acceleration Measurement System transparent to the Space Acceleration (SAMS), a data acquisition unit. The goal Measurement System(SAMS) control and of this communication interface recording unit. 'l'he compatibility is such development was to design and build a that once our DCI module is installed, no flexible interface between flight subsequent modification to the hardware instruments and the analog input of an or software of the SAMS is necessary . existing conventional recording unit. The Our DC1 module facilitates a variety of control and recording unit is designed as interchangeable instruments that can be a set of boards on a STD Bus. The digital provided with communication and power control interface communicates with the (5 or +/- 15volts). control and recording unit through an The instruments can communicate with ALTERA Flexible Logic Element Matrix the SAMS through the DCI unit (point-to-point communications) as well (FLEX) device. The ALTERA FLEX device has been as with each other (direct peer-to-peer chosen to implement STD Bus/ LonTalk communication). The SAMS unit can communication interface because: accommodate a 2 Kbytes/sec d a t a collection rate. Neither SAMS nor DCI • FLEX devices have very high density units have to be either modified or logic integration, which saves system requalified when a new instrument or new communication weight and space. arrangement is introduced. • FLEX devices have very low power The DCI shuttle interface is the first consumption, which is critical for flight space qualified unit that incorporates the

equipment design.

. MAX+ PLUSH software allows a very a "smart" sensor networks. short development cycle.

communicating peer-to-peer microcontrollers that can be used to build advantages of the network are: modular approach to design and development, ease of last minute changes. potential for last minute substitutions. Communication microcontrollers may be coupled to existing instrument computers or even to the analog outputs of instruments.




Fig. 1 SAMS System

SAMS System

As shown in Figure 1, the SAMS system consists of a recorder and several "smart" sensor nodes. The recorder is a STD card cage with:

- processor board
- •memory board
- SCSI 11 interface board, hooked up to an external storage device(for example, an optical disk drive)
- . serial interface board, which provides for connection to a terminal for test and diagnostics (for example, RS-232)
- •LonTalk interface board (1X1), which provides for connection of up to 32 different "smart" sensor nodes.

The "smart" sensor node consists of

- sensor
- •signal conditioning{<</p>
- A/D converter
- communication processor, which supports LonTalk protocol
- transceiver.

"Smart" sensor nodes are capable of selfcalibration, digital conditioning, compensation, linearization, measurement reliability, and health monitoring.

This concept was chosen to achieve

This concept was chosen to achieve flexibility, performance, low cost, and low mass.




Fig. 2 DCI Board

DCI Board

As shown in Figure 2 the DCI has several The 8 x 8 FIFO is used to store four major elements: sixteen-bit words. Several status registers


- LonTalk interface
 - processor (Echelon 3150)
- ÉPROM
- transceiver
- •STD side
- data buffer
- address decoder
- . PLD (ALTERA FLEX EPF81 1 88)
- FIFO
- state machine
- set of buffers and registers

The 8 x 8 FIFO is used to store four sixteen-bit words. Several status registers are used to provide STD and LonTalk communication protocols. The STD and Echelon 3150 data lines are hi-directional, so input/output buffers are provided. The Echelon 3150 connects to application-specific external hardware via eleven 1/0 pins, configured in this described application as MUX131JS.

The program control on STD bus is provided by the host CPU which can be either 8088 or 8085 microprocessors. Maximum clock rates are 8 MHz and 6 MHz respectively. One average instruction needs 10 CPU clocks. An average write command is executed by 10 instructions which take approximately 40 usec and an average read command is executed by 25 instructions which take approximately 100 μsec.

In the described application, the Echelon 3150 is configured to use 90 ns memory (EPROM in Fig. 2). Communication media for LonTalk is twisted pair, which provide a 1.25 Mbps channel. The Echelon 3150 operates over a 10 MHz clock.

Analysis of the STD bus/ LonTalk interface timing diagram (Fig.3) shows that the ALTERA FLEX device is a good candidate for implementing a major part of this interface.



* Bold - STD Bus signals

Fig.3

Conclusion

used.

The ALTERA FLEX family also provides some features which arc very important for this specific application. These are:

- which saves system weight and space
- •very low power consumption, which is critical for flight equipment
- •MAX+PLUS software tools, which allows a very short development cycle FLEX A LTE RA device The EPF81 188 MC240 was chosen to implement this design, Approximately 30% of the available part space was

Acknowledgment

The research described in this paper was carried out by Jet Propulsion Laboratory, California Institute of Technology, under a • very high density logic integration, contract with the National Aeronautics and Space Administration.